

WHAT IS CLAIMED IS:

1 1. An apparatus for adding a plurality of partial products output
2 comprising:

3 a plurality of carry-save adders coupled together in series, each of the
4 carry-save adders in the series receiving one of the plurality of partial products
5 and two intermediate vectors from a prior carry-save adder in the series of carry-
6 save adders, and outputting a carry bit, a sum bit and two intermediate vectors,
7 wherein the first one in the series of carry-save adders receives two of the
8 plurality of partial products;

9 a last carry-save adder coupled to a last one in the series of carry-save
10 adders and receiving a last partial product of the plurality of partial products and
11 two intermediate vectors from a last one in the series of carry-save adders, and
12 outputting a carry vector (Cmsb) and a sum vector (Smsb);

13 a plurality of carry-propagate adders coupled in series and coupled to the
14 plurality of carry-save adders, each of said plurality of carry-propagate adders
15 outputting a resulting bit and a carry bit; and

16 an output register coupled to the first one in the series of carry-save
17 adders, the last carry-save adder, and the plurality of carry-propagate adders, and
18 storing the plurality of resulting bits, the sum bit output by the first one in the
19 series of carry-save adders and the carry bit output by the last one in the series of
20 carry-propagate adders.

1 2. The apparatus according to claim 1, further comprising:

2 an MOST SIGNIFICANT BIT carry output register coupled to the last
3 carry-save adder and storing the most significant bit carry vector (Cmsb); and

4 a MOST SIGNIFICANT BIT sum output register coupled to the last
5 carry-save adder and storing the most significant bit sum vector (Smsb)

1 3. The apparatus according to claim 1, wherein at least one of the carry-
2 propagate adders comprises a half-adder and the other carry-propagate adders
3 comprise full-adders.

1 4. An apparatus for adding a plurality of partial products comprising:
2 a plurality of carry-save adders coupled together in series, each of the
3 plurality of carry-save adders receiving a successive one of the plurality of partial
4 products and two intermediate vectors ($In-1$, $In-2$) from a prior carry-save adder
5 in the series of carry-save adders and each of the plurality of carry-save adders
6 outputting a carry bit ($Cn-1$) a sum bit ($Sn-1$) and two intermediate vectors (In ,
7 $In+1$) wherein a first one in the series of carry-save adders receives two of the
8 plurality of partial products;

9 a last carry-save adder coupled to a last one in the series of carry-save
10 adders, receiving a last one of the plurality of partial products and two
11 intermediate vectors from said last one in the series of carry-save adders, and
12 outputting a plurality of sum bits and a plurality of carry bits; and

13 a plurality of half-adder/full-adder series combinations coupled to the last
14 carry-save adder, each of the plurality of half-adder/full-adder series combinations
15 receiving two carry bits of the plurality of carry bits output by the last carry-save
16 adder and two sum bits of the plurality of sum bits output by the last carry-save
17 adder, and outputting two result bits and a carry bit.

1 4. The apparatus according to claim 3, further comprising:
2 two half-adders coupled together in series and coupled to the last carry-
3 save adder, said two half-adders receiving from the last carry-save adder two most
4 significant carry bits and a most significant sum bit and outputting two result bits
5 and a carry bit as a plurality of most significant bits of the result of adding the
6 plurality of partial products.

1 5. The apparatus according to claim 4, further comprising a single output
2 register coupled to the plurality of half-adder/full-adder combinations and storing
3 the two result bits and the carry bit output by each of the plurality of half-
4 adder/full-adder series combinations.

1

1